

## Recitation 13: Propagation Delay, NAND/NOR Gates

### Outline

- Propagation Delay for CMOS Inverters
- Why NAND Gate is preferred over NOR Gate?
- Design Project

### Propagation Delay for CMOS Inverters




Figure 1: Discharging cycle:  $t_{PHL}$ , Charging cycle:  $t_{PLH}$

$$\text{Propagation time} = \frac{1}{2}(t_{PLH} + t_{PHL})$$

$$t = \frac{\text{Charge (to be charged/discharged)}}{(\text{Charging/Discharging}) \text{ Current}}; \quad \text{we treat } C_L \text{ as a linear constant capacitor}$$

$$t_{PLH} = ? \text{ charging through PMOS}$$

$$t_{PLH} = \frac{\frac{1}{2} C_L V_{DD}}{\frac{w_p}{2L_p \mu_p C_{ox}} (V_{DD} + V_{T_p})^2}$$

why  $\frac{1}{2}$ ?  $t_p$  is the time to discharge half of initial  $Q$  or charge half of final  $Q$

$$t_{PHL} = ? \text{ discharging through NMOS}$$

$$t_{PHL} = \frac{\frac{1}{2} C_L V_{DD}}{\frac{w_n}{2L_n \mu_n C_{ox}} (V_{DD} - V_{T_n})^2} = \frac{C_L V_{DD}}{k_n (V_{DD} - V_{T_n})^2}$$

As seen,  $t_p \propto L$ . This means, the longer the devices, the slower they become. This gets us to why NAND gates are preferred.


## NAND vs. NOR

Gets us to why NAND gates are preferred:


Hand-drawn NAND gate symbol:  $\overline{A \cdot B}$

	A	B	Vout
M <sub>3</sub> , M <sub>4</sub> : ON	1	0	V <sub>DD</sub> : 1
M <sub>3</sub> , M <sub>2</sub> : ON	0	1	1
M <sub>3</sub> , M <sub>4</sub> : ON	0	0	1
M <sub>4</sub> , M <sub>2</sub> : ON	1	1	0

⇒ nand ✓



This is exactly like the following:



n<sup>+</sup> region is highly doped no resistance

Effective length of two n-channel devices in series

$$L_{\text{eff}} = 2L_n$$

For symmetrical transfer characteristics,

$$t_{\text{PLH}} = t_{\text{PHL}}$$

$$\mu_n = 2\mu_p$$

$$L_{\text{eff}_n} = 2L_p$$


$$\therefore w_n = w_p$$

But since  $\mu_n = 2\mu_p$ , we are better off having the series connection in NAND (rather than

NOR where PMOS's are in series). If we wanted the same thing in NOR:

$$\begin{aligned}\mu_n &= 2\mu_p \\ L_{\text{eff}_p} &= 2L_{\text{eff}_n} \\ \therefore w_p &= 4w_n\end{aligned}$$

### NOR Structure



So for NAND:

$$\left(\frac{w}{L}\right)_n = \left(\frac{w}{L}\right)_p \quad \text{Reason is?}$$

For M-input NAND:


$$\left(\frac{w}{L}\right)_n = \frac{M}{2} \left(\frac{w}{L}\right)_p$$

M-input NAND has M-NMOS's in series  $\implies L_{\text{eff}} = ML_n$ . So, for  $k_{n\text{eff}} = k_{p\text{eff}}$ :


$$\begin{aligned}\frac{w_n}{ML_n} \times \mu_n &= \frac{w_p}{L_p} \mu_p \\ \mu_n &= 2\mu_p \\ \frac{w_n}{ML_n} \times 2 &= \frac{w_p}{L_p} \\ \left(\frac{w_n}{L}\right)_n &= \frac{M}{2} \left(\frac{w}{L}\right)_p\end{aligned}$$

$C_L = ?$


Assume the next stage is another inverter.  $C_L$  is all capacitances seen at node  $V_{out}$ .



$$\begin{aligned}
 C_L &= C_{g_{\text{stage}2}} + C_{db_{p1}} + C_{db_{n1}} \\
 C_{g_{\text{stage}2}} &= C_{gp2} + C_{gn2} \\
 C_{gn2} &= \frac{2}{3}C_{ox}(wL)_{n2} + C_{ox}w_{n2} \\
 &\approx C_{ox}(wL)_{n2} \\
 C_{db_M} &= C_{jn1}(wL_{\text{diff}})_{n1} + C_{jsw_{n1}}(w + 2L_{\text{diff}})_{n1} \\
 \Rightarrow C_L &= C_{ox}(wL)_{n2} + C_{ox}(wL)_{p2} + C_{jn1}(wL_{\text{diff}})_{n1} + C_{jsw_{n1}}(w + 2L_{\text{diff}})_{n1} + \\
 &\quad C_{jp1}(wL_{\text{diff}})_{p1} + C_{jsw_{p1}}(w + 2L_{\text{diff}})_{p1}
 \end{aligned}$$




## Design Project




What is the use of the circuit? Light in  $\implies$  width modulated electrical signal out.

What does each stage do?

- $N_1$ : charging 1,2 capacitors with  $I_{light} + I_{bias}$



- At  $T_M$ : tipping point,  $V_{out}$  changes from High to Low



$$\implies \text{say } V_{M,1} = 1\text{ V}$$

$$V_{M,2} = 2\text{ V}$$

- Final stage: driver stage  
 You need enough current to be able to charge  $C_L$  quickly enough to meet  $t_r$  and  $t_f$  of specs. Decide how many stages you need (remember  $V_{out}$  positive pulse we need), and think about ratio of sizing between stages (hint: between 3 – 6 is the answer)

**Specifications**

- $V_{\text{out}} : t_r, t_f 3 \text{ ns}$
- Minimum gate areas
- At least 20 ns distinction between pulse widths corresponding to different  $I_{\text{light}}$  levels of 0, 1, 2, 3,  $\mu\text{A}$
- Report: what should you submit

Q & A about design problem

MIT OpenCourseWare  
<http://ocw.mit.edu>

6.012 Microelectronic Devices and Circuits  
Spring 2009

For information about citing these materials or our Terms of Use, visit: <http://ocw.mit.edu/terms>.